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Abstract In the year of 2003， our laboratory designed CPU of MIPS architecture， one of the 
representative RISC architectures， in order to study design methodology of a 
CPU， and implemented it in FPGA. The CPU adopted SRAMs in the FPGA as a 
maln memory. 
As a next step， a MIPS圃CPUwith a SDR品在asa main memory has been studied. 
SDRAM controller module has been designed to cope with the specific features of 
SDRAMs such as refreshing， address multiplexing， access latency and so on. 
Designed CPU module has been impemented in a FPGA. The highest operation 
frequency is found to be 82.50MHz with a program of small steps. 
1 .はじめに
1 • 1 研究の背景
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究室において MIPSCPUを設計した際に動作検証用に用






















































MIPSの名前は 'Microprocessorwithout Interlocked 
Pipeline Stages ChipJから由来し、性能を評価するMIPS
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